Voltage and Level-Shifter Assignment Driven Floorplanning
نویسندگان
چکیده
منابع مشابه
Voltage and Level-Shifter Assignment Driven Floorplanning
Low Power Design has become a significant requirement when the CMOS technology entered the nanometer era. Multiple-Supply Voltage (MSV) is a popular and effective method for both dynamic and static power reduction while maintaining performance. Level shifters may cause area and Interconnect Length Overhead(ILO), and should be considered at both floorplanning and post-floorplanning stages. In th...
متن کاملHigh Voltage Level Shifter Circuit
supply voltage system where low supply gates may feed into high supply gates energy savings for benchmark circuits in comparison when level converters are not allowed. of a level shifter circuit having a structure to reduce fall and rise. input voltage levels prohibit the use of direct-gate drive circuits for high-side signal are linked by a level shift circuit that must tolerate the high-volta...
متن کاملTiming-Constrained Voltage Island Assignment and Floorplanning for Power Optimization∗
Power consumption is a crucial concern in nanometer chip design. Researchers have shown that multiple supply voltage (MSV) is an effective method to reduce power consumption. The underlying idea behind MSV is the trade-off between power saving and performance. In this paper, we present an effective voltage assignment technique based on dynamic programming. Given a netlist without reconvergent f...
متن کاملCMOS Voltage Level-Up Shifter – A Review
This paper presents a review on various CMOS voltage level shifters. A voltage level-shifter shifts the level of output voltage from a digital circuit. Level Shifter circuits are compared in terms of output voltage level, power consumption and delay. The input voltage is set to 1.6V. Simulations have been carried out in SPICE based on TSMC 0.18μm CMOS technology. Keywords—CMOS, dual voltage sup...
متن کاملFloorplanning with Pin Assignment
We present a hierarchical technique for floorplanning and pin assignment of the general cell layouts. Given a set of cells with their shape lists, a layout aspect ratio, relative positions of the extemal 110 pads and upper bound delay constraints for a set of critical nets, we determine shapes and positions of the cells, locations of the floating pins on cells and a global routing solution such...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
سال: 2009
ISSN: 0916-8508,1745-1337
DOI: 10.1587/transfun.e92.a.2990